diff options
author | Alexandre Oliva <aoliva@redhat.com> | 2004-06-21 14:45:42 +0000 |
---|---|---|
committer | Alexandre Oliva <aoliva@redhat.com> | 2004-06-21 14:45:42 +0000 |
commit | aee6f5b4bd1c978694bede743979c0c4f560d46b (patch) | |
tree | a185bf850c2fe9563a1fbf0a89a5c6b981cddbe4 /ld/testsuite/ld-frv/fdpic-shared-3.d | |
parent | 05576f107c90440f15fa8a03e009c3f541af0b75 (diff) | |
download | fsf-binutils-gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.zip fsf-binutils-gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.tar.gz fsf-binutils-gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.tar.bz2 |
bfd/ChangeLog:
* elf-bfd.h (struct elf_backend_data): Added
elf_backend_omit_section_dynsym.
(_bfd_elf_link_omit_section_dynsym): Declare.
* elf32-frv.c (_frvfdpic_link_omit_section_dynsym): New.
(elf_backend_omit_section_dynsym): Use it for frvfdpic.
* elflink.c (_bfd_elf_link_omit_section_dynsym): Split out of...
(_bfd_elf_link_renumber_dynsyms): ... this function.
* elfxx-target.h (elf_backend_omit_section_dynsym): Default to
_bfd_elf_link_omit_section_dynsym).
(elfNN_bed): Added elf_backend_omit_section_dynsym.
ld/ChangeLog:
* emulparams/elf32frvfd.sh (GENERATE_PIE_SCRIPT): Set to yes.
ld/testsuite/ChangeLog:
* ld-frv/fdpic-pie-1.d: Adjust for pie-specific link script.
* ld-frv/fdpic-pie-2.d: Likewise.
* ld-frv/fdpic-pie-6.d: Likewise.
* ld-frv/fdpic-pie-7.d: Likewise.
* ld-frv/fdpic-pie-8.d: Likewise.
* ld-frv/fdpic-shared-1.d: Likewise.
* ld-frv/fdpic-shared-2.d: Likewise.
* ld-frv/fdpic-shared-3.d: Likewise.
* ld-frv/fdpic-shared-4.d: Likewise.
* ld-frv/fdpic-shared-5.d: Likewise.
* ld-frv/fdpic-shared-6.d: Likewise.
* ld-frv/fdpic-shared-7.d: Likewise.
* ld-frv/fdpic-shared-8.d: Likewise.
* ld-frv/fdpic-shared-local-2.d: Likewise.
* ld-frv/fdpic-shared-local-8.d: Likewise.
Diffstat (limited to 'ld/testsuite/ld-frv/fdpic-shared-3.d')
-rw-r--r-- | ld/testsuite/ld-frv/fdpic-shared-3.d | 132 |
1 files changed, 66 insertions, 66 deletions
diff --git a/ld/testsuite/ld-frv/fdpic-shared-3.d b/ld/testsuite/ld-frv/fdpic-shared-3.d index 3c7d03a..638be7b 100644 --- a/ld/testsuite/ld-frv/fdpic-shared-3.d +++ b/ld/testsuite/ld-frv/fdpic-shared-3.d @@ -8,77 +8,77 @@ Disassembly of section \.text: -0000042c <F3>: - 42c: 80 3c 00 01 call 430 <HF0> +0000038c <F3>: + 38c: 80 3c 00 01 call 390 <HF0> -00000430 <HF0>: - 430: 80 40 f0 0c addi gr15,12,gr0 - 434: 80 fc 00 18 setlos 0x18,gr0 - 438: 80 f4 00 1c setlo 0x1c,gr0 - 43c: 80 f8 00 00 sethi hi\(0x0\),gr0 - 440: 80 40 f0 10 addi gr15,16,gr0 - 444: 80 fc 00 20 setlos 0x20,gr0 - 448: 80 f4 00 14 setlo 0x14,gr0 - 44c: 80 f8 00 00 sethi hi\(0x0\),gr0 - 450: 80 40 ff f8 addi gr15,-8,gr0 - 454: 80 fc ff e8 setlos 0xffffffe8,gr0 - 458: 80 f4 ff d8 setlo 0xffd8,gr0 - 45c: 80 f8 ff ff sethi 0xffff,gr0 - 460: 80 40 ff 48 addi gr15,-184,gr0 - 464: 80 fc ff 48 setlos 0xffffff48,gr0 - 468: 80 f4 ff 48 setlo 0xff48,gr0 - 46c: 80 f8 ff ff sethi 0xffff,gr0 - 470: 80 f4 00 24 setlo 0x24,gr0 - 474: 80 f8 00 00 sethi hi\(0x0\),gr0 +00000390 <HF0>: + 390: 80 40 f0 0c addi gr15,12,gr0 + 394: 80 fc 00 18 setlos 0x18,gr0 + 398: 80 f4 00 1c setlo 0x1c,gr0 + 39c: 80 f8 00 00 sethi hi\(0x0\),gr0 + 3a0: 80 40 f0 10 addi gr15,16,gr0 + 3a4: 80 fc 00 20 setlos 0x20,gr0 + 3a8: 80 f4 00 14 setlo 0x14,gr0 + 3ac: 80 f8 00 00 sethi hi\(0x0\),gr0 + 3b0: 80 40 ff f8 addi gr15,-8,gr0 + 3b4: 80 fc ff e8 setlos 0xffffffe8,gr0 + 3b8: 80 f4 ff d8 setlo 0xffd8,gr0 + 3bc: 80 f8 ff ff sethi 0xffff,gr0 + 3c0: 80 40 ff c0 addi gr15,-64,gr0 + 3c4: 80 fc ff c0 setlos 0xffffffc0,gr0 + 3c8: 80 f4 ff c0 setlo 0xffc0,gr0 + 3cc: 80 f8 ff ff sethi 0xffff,gr0 + 3d0: 80 f4 00 24 setlo 0x24,gr0 + 3d4: 80 f8 00 00 sethi hi\(0x0\),gr0 Disassembly of section \.data: -0000447c <D3>: - 447c: 00 00 00 04 add\.p gr0,gr4,gr0 - 447c: R_FRV_32 \.data +00004454 <D3>: + 4454: 00 00 00 04 add\.p gr0,gr4,gr0 + 4454: R_FRV_32 \.data -00004480 <HD0>: - 4480: 00 00 00 08 add\.p gr0,gr8,gr0 - 4480: R_FRV_32 \.got - 4484: 00 00 00 04 add\.p gr0,gr4,gr0 - 4484: R_FRV_32 \.text +00004458 <HD0>: + 4458: 00 00 00 08 add\.p gr0,gr8,gr0 + 4458: R_FRV_32 \.got + 445c: 00 00 00 04 add\.p gr0,gr4,gr0 + 445c: R_FRV_32 \.text Disassembly of section \.got: -00004500 <_GLOBAL_OFFSET_TABLE_-0x38>: - 4500: 00 00 00 04 add\.p gr0,gr4,gr0 - 4500: R_FRV_FUNCDESC_VALUE \.text - 4504: 00 00 00 00 add\.p gr0,gr0,gr0 - 4508: 00 00 00 04 add\.p gr0,gr4,gr0 - 4508: R_FRV_FUNCDESC_VALUE \.text - 450c: 00 00 00 00 add\.p gr0,gr0,gr0 - 4510: 00 00 00 04 add\.p gr0,gr4,gr0 - 4510: R_FRV_FUNCDESC_VALUE \.text - 4514: 00 00 00 00 add\.p gr0,gr0,gr0 - 4518: 00 00 00 04 add\.p gr0,gr4,gr0 - 4518: R_FRV_FUNCDESC_VALUE \.text - 451c: 00 00 00 00 add\.p gr0,gr0,gr0 - 4520: 00 00 00 04 add\.p gr0,gr4,gr0 - 4520: R_FRV_FUNCDESC_VALUE \.text - 4524: 00 00 00 00 add\.p gr0,gr0,gr0 - 4528: 00 00 00 04 add\.p gr0,gr4,gr0 - 4528: R_FRV_FUNCDESC_VALUE \.text - 452c: 00 00 00 00 add\.p gr0,gr0,gr0 - 4530: 00 00 00 04 add\.p gr0,gr4,gr0 - 4530: R_FRV_FUNCDESC_VALUE \.text - 4534: 00 00 00 00 add\.p gr0,gr0,gr0 +00004460 <_GLOBAL_OFFSET_TABLE_-0x38>: + 4460: 00 00 00 04 add\.p gr0,gr4,gr0 + 4460: R_FRV_FUNCDESC_VALUE \.text + 4464: 00 00 00 00 add\.p gr0,gr0,gr0 + 4468: 00 00 00 04 add\.p gr0,gr4,gr0 + 4468: R_FRV_FUNCDESC_VALUE \.text + 446c: 00 00 00 00 add\.p gr0,gr0,gr0 + 4470: 00 00 00 04 add\.p gr0,gr4,gr0 + 4470: R_FRV_FUNCDESC_VALUE \.text + 4474: 00 00 00 00 add\.p gr0,gr0,gr0 + 4478: 00 00 00 04 add\.p gr0,gr4,gr0 + 4478: R_FRV_FUNCDESC_VALUE \.text + 447c: 00 00 00 00 add\.p gr0,gr0,gr0 + 4480: 00 00 00 04 add\.p gr0,gr4,gr0 + 4480: R_FRV_FUNCDESC_VALUE \.text + 4484: 00 00 00 00 add\.p gr0,gr0,gr0 + 4488: 00 00 00 04 add\.p gr0,gr4,gr0 + 4488: R_FRV_FUNCDESC_VALUE \.text + 448c: 00 00 00 00 add\.p gr0,gr0,gr0 + 4490: 00 00 00 04 add\.p gr0,gr4,gr0 + 4490: R_FRV_FUNCDESC_VALUE \.text + 4494: 00 00 00 00 add\.p gr0,gr0,gr0 -00004538 <_GLOBAL_OFFSET_TABLE_>: +00004498 <_GLOBAL_OFFSET_TABLE_>: \.\.\. - 4544: 00 00 00 04 add\.p gr0,gr4,gr0 - 4544: R_FRV_32 \.text - 4548: 00 00 00 00 add\.p gr0,gr0,gr0 - 4548: R_FRV_32 \.got - 454c: 00 00 00 28 add\.p gr0,gr40,gr0 - 454c: R_FRV_32 \.got - 4550: 00 00 00 04 add\.p gr0,gr4,gr0 - 4550: R_FRV_32 \.text - 4554: 00 00 00 04 add\.p gr0,gr4,gr0 - 4554: R_FRV_32 \.text - 4558: 00 00 00 18 add\.p gr0,gr24,gr0 - 4558: R_FRV_32 \.got - 455c: 00 00 00 04 add\.p gr0,gr4,gr0 - 455c: R_FRV_32 \.data + 44a4: 00 00 00 04 add\.p gr0,gr4,gr0 + 44a4: R_FRV_32 \.text + 44a8: 00 00 00 00 add\.p gr0,gr0,gr0 + 44a8: R_FRV_32 \.got + 44ac: 00 00 00 28 add\.p gr0,gr40,gr0 + 44ac: R_FRV_32 \.got + 44b0: 00 00 00 04 add\.p gr0,gr4,gr0 + 44b0: R_FRV_32 \.text + 44b4: 00 00 00 04 add\.p gr0,gr4,gr0 + 44b4: R_FRV_32 \.text + 44b8: 00 00 00 18 add\.p gr0,gr24,gr0 + 44b8: R_FRV_32 \.got + 44bc: 00 00 00 04 add\.p gr0,gr4,gr0 + 44bc: R_FRV_32 \.data |