diff options
author | Carl Love <cel@us.ibm.com> | 2021-03-26 16:54:47 -0500 |
---|---|---|
committer | Carl Love <cel@us.ibm.com> | 2021-04-12 10:36:10 -0500 |
commit | 6ba4cb845bd319f11d1caf42de5156daed28ff9d (patch) | |
tree | 673ad94f5aadc261324dd51894c61e2d1c7348cd /gas | |
parent | d4717483730cd8b9d28fd1f0741cd005e9a129e2 (diff) | |
download | fsf-binutils-gdb-6ba4cb845bd319f11d1caf42de5156daed28ff9d.zip fsf-binutils-gdb-6ba4cb845bd319f11d1caf42de5156daed28ff9d.tar.gz fsf-binutils-gdb-6ba4cb845bd319f11d1caf42de5156daed28ff9d.tar.bz2 |
RS6000 Add support to print vector register contents as float128
This patch adds a floating point 128-bit composite field to the vsx
register type. When printing the register with p/f the float128 field will
be printed as a 128-bit floating point value. A test case to verify the new
vsx register field is visible and correctly prints out the value of a 128-bit
floating point value is also added.
gdb/ChangeLog:
* rs6000-tdep.c (rs6000_builtin_type_vec128): Add t_float128 variable.
(rs6000_builtin_type_vec128): Add append_composite_type_field for
float128.
gdb/testsuite/ChangeLog:
* gdb.arch/vsx-vsr-float128.c: New test file.
* gdb.arch/vsx-vsr-float128.exp: New expect file.
Diffstat (limited to 'gas')
0 files changed, 0 insertions, 0 deletions