diff options
| author | Richard Earnshaw <Richard.Earnshaw@arm.com> | 2014-11-20 17:02:47 +0000 |
|---|---|---|
| committer | Richard Earnshaw <Richard.Earnshaw@arm.com> | 2014-11-20 17:02:47 +0000 |
| commit | d840c081f8082e8b9e63fead5306643975a97bb3 (patch) | |
| tree | f2fc4d574252eaed4b212ec4d3118bb5e9ee5900 /gas/ChangeLog | |
| parent | c22ee0ad9de7efff74942263c71b1878003e3eda (diff) | |
| download | fsf-binutils-gdb-d840c081f8082e8b9e63fead5306643975a97bb3.zip fsf-binutils-gdb-d840c081f8082e8b9e63fead5306643975a97bb3.tar.gz fsf-binutils-gdb-d840c081f8082e8b9e63fead5306643975a97bb3.tar.bz2 | |
* config/tc-arm.c (rotate_left): Avoid undefined behaviour when N = 0.
Diffstat (limited to 'gas/ChangeLog')
| -rw-r--r-- | gas/ChangeLog | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog index 97e5a9e..a9481f5 100644 --- a/gas/ChangeLog +++ b/gas/ChangeLog @@ -1,5 +1,10 @@ 2014-11-20 Richard Earnshaw <rearnsha@arm.com> + * config/tc-arm.c (rotate_left): Avoid undefined behaviour when + N = 0. + +2014-11-20 Richard Earnshaw <rearnsha@arm.com> + * config/tc-aarch64.c (warn_unpredictable_ldst): Check that transfer registers are in the GP register set. Adjust warnings. Use correct field member for address register. |