diff options
| author | Nick Clifton <nickc@redhat.com> | 2013-03-08 17:25:12 +0000 |
|---|---|---|
| committer | Nick Clifton <nickc@redhat.com> | 2013-03-08 17:25:12 +0000 |
| commit | 87a8d6cbe0768ba278220a71b2ecb02e441f7403 (patch) | |
| tree | 14db34d809a65a4cc794bfec962f5891f83fed33 | |
| parent | abb3f6cca7cd9d8ab574d252cab8e64928d7c40f (diff) | |
| download | fsf-binutils-gdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.zip fsf-binutils-gdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.tar.gz fsf-binutils-gdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.tar.bz2 | |
PR binutils/15241
* lm32.cpu (Control and status registers): Add CFG2, PSW,
TLBVADDR, TLBPADDR and TLBBADVADDR.
* lm32-desc.c: Regenerate.
| -rw-r--r-- | cpu/ChangeLog | 6 | ||||
| -rw-r--r-- | cpu/lm32.cpu | 4 | ||||
| -rw-r--r-- | opcodes/ChangeLog | 4 | ||||
| -rw-r--r-- | opcodes/lm32-desc.c | 9 |
4 files changed, 20 insertions, 3 deletions
diff --git a/cpu/ChangeLog b/cpu/ChangeLog index ee90252..e5a8361 100644 --- a/cpu/ChangeLog +++ b/cpu/ChangeLog @@ -1,3 +1,9 @@ +2013-03-08 Yann Sionneau <yann.sionneau@gmail.com> + + PR binutils/15241 + * lm32.cpu (Control and status registers): Add CFG2, PSW, + TLBVADDR, TLBPADDR and TLBBADVADDR. + 2012-11-30 Oleg Raikhman <oleg@adapteva.com> Joern Rennecke <joern.rennecke@embecosm.com> diff --git a/cpu/lm32.cpu b/cpu/lm32.cpu index 31b943d..83c839f 100644 --- a/cpu/lm32.cpu +++ b/cpu/lm32.cpu @@ -1,5 +1,5 @@ ; Lattice Mico32 CPU description. -*- Scheme -*- -; Copyright 2008, 2009 Free Software Foundation, Inc. +; Copyright 2008-2013 Free Software Foundation, Inc. ; Contributed by Jon Beniston <jon@beniston.com> ; ; This file is part of the GNU Binutils. @@ -101,9 +101,11 @@ (EBA 7) (DC 8) (DEBA 9) + (CFG2 10) (JTX 14) (JRX 15) (BP0 16) (BP1 17) (BP2 18) (BP3 19) (WP0 24) (WP1 25) (WP2 26) (WP3 27) + (PSW 29) (TLBVADDR 30) (TLBPADDR 31) (TLBBADVADDR 31) ) ) () () diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index 8ec6e82..f311e1d 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,7 @@ +2013-03-08 Yann Sionneau <yann.sionneau@gmail.com> + + * lm32-desc.c: Regenerate. + 2013-03-01 H.J. Lu <hongjiu.lu@intel.com> * i386-reg.tbl (riz): Add RegRex64. diff --git a/opcodes/lm32-desc.c b/opcodes/lm32-desc.c index b7420eb..3f6adab 100644 --- a/opcodes/lm32-desc.c +++ b/opcodes/lm32-desc.c @@ -185,6 +185,7 @@ static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_csr_entries[] = { "EBA", 7, {0, {{{0, 0}}}}, 0, 0 }, { "DC", 8, {0, {{{0, 0}}}}, 0, 0 }, { "DEBA", 9, {0, {{{0, 0}}}}, 0, 0 }, + { "CFG2", 10, {0, {{{0, 0}}}}, 0, 0 }, { "JTX", 14, {0, {{{0, 0}}}}, 0, 0 }, { "JRX", 15, {0, {{{0, 0}}}}, 0, 0 }, { "BP0", 16, {0, {{{0, 0}}}}, 0, 0 }, @@ -194,13 +195,17 @@ static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_csr_entries[] = { "WP0", 24, {0, {{{0, 0}}}}, 0, 0 }, { "WP1", 25, {0, {{{0, 0}}}}, 0, 0 }, { "WP2", 26, {0, {{{0, 0}}}}, 0, 0 }, - { "WP3", 27, {0, {{{0, 0}}}}, 0, 0 } + { "WP3", 27, {0, {{{0, 0}}}}, 0, 0 }, + { "PSW", 29, {0, {{{0, 0}}}}, 0, 0 }, + { "TLBVADDR", 30, {0, {{{0, 0}}}}, 0, 0 }, + { "TLBPADDR", 31, {0, {{{0, 0}}}}, 0, 0 }, + { "TLBBADVADDR", 31, {0, {{{0, 0}}}}, 0, 0 } }; CGEN_KEYWORD lm32_cgen_opval_h_csr = { & lm32_cgen_opval_h_csr_entries[0], - 20, + 25, 0, 0, 0, 0, "" }; |