Fixes following removal of old chisel3 deprecations.
Replace Vecf(init) with VecInit() Replace Wire(init) with WireDefault() Replace Module(clock, reset) with withClockAndReset Replace chiselCloneType with chiselTypeOf Add asUInt to expressions that now return Bits Don't merge this commit until we verify that the chisel3 changes are desirable.
parent
85db33c3
Please register or sign in to comment