add three vector signals to decode

- vector: indicate the instruction is a vector instruction;
- vmem: indicate the instruction is a vector load store, scalar will wait for it;
- vset: indicate the instruction is vector csr instruction, scalar CSR will shallow it.