Skip to content
GitLab
Commit 7dc97674 authored by Wesley W. Terpstra's avatar Wesley W. Terpstra Committed by GitHub
Browse files

rocketchip: include an socBus between l1tol2 and periphery (#415) 

Sometimes we have high performance devices that go inbetween.
parent a5ac106b
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment