1. Mar 23, 2018
  2. Mar 08, 2018
  3. Mar 05, 2018
  4. Mar 01, 2018
  5. Feb 24, 2018
  6. Feb 23, 2018
  7. Feb 17, 2018
  8. Jan 05, 2018
    • Albert Ou's avatar
      uart: Eliminate systemic baud rate error with low divisor values · 14ffd35f
      Albert Ou authored
      This refactors the receiver logic to compensate for the case of the baud
      rate divisor not being multiple of the oversampling period.
      
      Previously, the bit time was effectively rounded to (s * floor(div / s))
      cycles, where "s" is the oversampling factor - the number of
      intermediate samples for each data bit.  The remainder r = (div % s) was
      ignored, thereby resulting in gradually accumulated drift that became
      significant for divisor values on the same order of magnitude as "s".
      
      The revised approach inserts the required additional delay by extending
      the last "r" samples of a given data bit by one cycle each.
      14ffd35f
  9. Nov 09, 2017
  10. Nov 03, 2017
  11. Oct 29, 2017
  12. Oct 27, 2017
  13. Oct 11, 2017
  14. Oct 07, 2017
  15. Oct 06, 2017
  16. Oct 03, 2017
  17. Sep 28, 2017
  18. Sep 26, 2017
  19. Sep 23, 2017
  20. Sep 21, 2017
  21. Sep 16, 2017
  22. Sep 08, 2017
  23. Sep 07, 2017
  24. Sep 06, 2017
  25. Aug 25, 2017
  26. Aug 21, 2017