Skip to content
GitLab
Unverified Commit 93c6d401 authored by rmsyn's avatar rmsyn
Browse files

riscv: add `mcountinhibit` module 

Adds the `riscv::register::mcountinhibit` module for the `mcountinhibit`
CSR.
parent 6de6e536
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment