Skip to content
GitLab
Commit d6e0cc2c authored by Sergey Khabarov's avatar Sergey Khabarov
Browse files

Adding initial revision of the SoC. Verified on FPGA Virtex6 and Kintex7

parent c1d669ff
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment