Skip to content
GitLab
Commit d0ca7e2d authored by sergeykhbr's avatar sergeykhbr
Browse files

[*] update of the DDR. There's some problem in my AXI clock trnasition module

parent 8409ab20
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment