Skip to content
GitLab
Commit cb0d1d9a authored by sergeykhbr's avatar sergeykhbr
Browse files

[+] Add VHDL uart debug port (TAP) to SoC top level. Full verification not finished yet. 

[+] Testing DMA template procedure as a part of tap_uart. Afterwards it will be moved into ambalib and will be available for any device
parent 0790be17
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment