[!] Fix River CPU bug with sraiw instruction

[*] remove 2-nd pll output to minimize probablity of error wirh clock and localize error in soc with gnss
[+] Implement sync reset in all slave AXI devices to avoid latches generation in FPGA target