Skip to content
GitLab
Commit a7ae5382 authored by sergeykhbr's avatar sergeykhbr
Browse files

[+] Implement vhdl ethernet PHY model with read request each 1000 clocks (via EDCL)

parent 689d7969
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment