[+] ml605 virtex6 v3.0 fpga image released.

[+] Zephyr successfully run on FPGA.
[!] UART registers mapping changed to fix bug with RX fifo reading on 128-bits bus.
[*] gnsslib submodules entirely excluded with porper config changing (no more test mode need)