Skip to content
GitLab
Commit 5b23462d authored by sergeykhbr's avatar sergeykhbr
Browse files

[*] RIVER VHDL top level verification finished. See river_top.cpp to get info... 

[*] RIVER VHDL top level verification finished. See river_top.cpp to get info of how to autamtically compare ModelSim and SystemC VCD-file.
parent 0437edeb
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment