[+] Add additional fetched instructions trace buffer (vhdl/sysc) to debug...

[+] Add additional fetched instructions trace buffer (vhdl/sysc) to debug annoying problem occured only on fpga
[*] add icache testbench generator on systemc to reproduce bug on simulation