Skip to content
GitLab
Commit 63169efc authored by Rimas Avizienis's avatar Rimas Avizienis
Browse files

updated README with instructions on how to build riscv-fesvr for Xilinx/ARM

parent ea0e2144
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment