Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv
riscv-opcodes
Commits
0f222ecd
Commit
0f222ecd
authored
May 02, 2016
by
Andrew Waterman
Browse files
Remove mipi registers
IPI pending registers will live outside the core, so they can cause wakeup.
parent
4741340c
Changes
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment