Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv
riscv-isa-sim
Commits
1d97ca29
Commit
1d97ca29
authored
Jan 24, 2024
by
Andrew Waterman
Browse files
Use Ubuntu 20.04 for debug tests
This is what we do for the other CI tests.
parent
f6b868c6
Pipeline
#1615
failed with stages
in 0 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment