Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv
riscv-isa-sim
Commits
0b52bb62
Unverified
Commit
0b52bb62
authored
Apr 11, 2023
by
Andrew Waterman
Committed by
GitHub
Apr 11, 2023
Browse files
Merge pull request #1311 from YenHaoChen/pr-show-d-mode
explicitly show D(-mode) instead of M(-mode) when in debug mode
parents
eb75ab37
0b266f2a
Changes
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment