Explain cache coherency wrt to system bus access (#171)

* Explain cache coherency wrt to system bus access

I suspect we'll have to do something for systems that don't implement
the Program Buffer, but let's get this ball rolling at least.

Issue #140

* fences aren't guaranteed to affect caches.

* Make description more abstract.

Only refer to caches in a parenthetical.