- Nov 18, 2017
-
-
Megan Wachs authored
-
- Nov 17, 2017
-
-
Megan Wachs authored
* Debug: Actually use the --32 and --64 command line arguments * debug: make XLEN mismatch message clearer
-
Tim Newsome authored
-
- Nov 16, 2017
-
-
Tim Newsome authored
-
- Nov 12, 2017
-
-
Andrew Waterman authored
-
- Nov 10, 2017
-
-
Andrew Waterman authored
-
Andrew Waterman authored
misa is allowed to be hardwired to 0, so checking its U bit could incorrectly suggest that U-mode is not supported.
-
- Nov 03, 2017
-
-
Tim Newsome authored
When not passed, they are no longer printed out.
-
Tim Newsome authored
-
- Nov 02, 2017
-
-
Megan Wachs authored
* debug: Need to apply remotetimeout before connecting to remote target * debug: whitespace cleanup
-
Christopher Celio authored
Closes #89
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
This test would fail intermittently if gdb on the first hart managed to set a breakpoint, resume, halt, and clear the breakpoint before the second hart got a chance to resume.
-
- Nov 01, 2017
-
-
Palmer Dabbelt authored
Temporarily comment out MulticoreRegTest due to flakiness.
-
Richard Xia authored
-
- Oct 31, 2017
-
-
Richard Xia authored
Follow-up to b68b3903. The 64KiB allocated by the code to force a cache miss makes it impossible to run the test from any memories that are smaller 64KiB, such as scratchpad memories or LIMs. Since this is trying to test microarchitectural behavior, they don't belong in these ISA tests anyway.
-
Richard Xia authored
This allows them to be referenced by other files, such as a test environment that lives in a separate compilation unit.
-
- Oct 27, 2017
-
-
Andrew Waterman authored
-
Richard Xia authored
-
- Oct 25, 2017
-
-
Tim Newsome authored
I need this for CompareSections to pass when I instrument spike to be really slow.
-
- Oct 20, 2017
-
-
Tim Newsome authored
-
- Oct 13, 2017
-
-
Tim Newsome authored
Fixes #83.
-
- Oct 05, 2017
-
-
Tim Newsome authored
-
Tim Newsome authored
Multigdb support
-
- Sep 30, 2017
-
-
Tim Newsome authored
Now on multi-core targets it only runs once, wasting less time.
-
Tim Newsome authored
The Gdb class now can handle connecting to more than one gdb. It enumerates the harts across all connections, and when asked to select a hart, it transparently sends future gdb commands to the correct instance. Multicore tests still have to be aware of some differences. The main one is that when executing 'c' in RTOS mode, all harts resume, while in multi-gdb mode only the current one resumes. Additionally, gdb doesn't set breakpoints until 'c' is issued, so the hart where breakpoints are set needs to be resumed before other harts might see them.
-
- Sep 23, 2017
-
-
Tim Newsome authored
-
- Sep 22, 2017
-
-
Tim Newsome authored
-
- Sep 20, 2017
-
-
Tim Newsome authored
Some boards have jumpers that control the reset vector, and forcing them one way or another is more annoying than dealing with it in software.
-
Andrew Waterman authored
-
Tim Newsome authored
Add interrupts to MulticoreRunHaltStepiTest.
-
Tim Newsome authored
Fixes #77.
-
- Sep 19, 2017
-
-
Tim Newsome authored
Just to hammer on anything at once, and hopefully catch weird interactions if they exist.
-
- Sep 16, 2017
-
-
Tim Newsome authored
-
- Sep 15, 2017
-
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-