- Oct 01, 2017
-
-
Tim Newsome authored
-
- Sep 30, 2017
-
-
Tim Newsome authored
Now on multi-core targets it only runs once, wasting less time.
-
- Sep 22, 2017
-
-
Tim Newsome authored
-
- Sep 20, 2017
-
-
Tim Newsome authored
Some boards have jumpers that control the reset vector, and forcing them one way or another is more annoying than dealing with it in software.
-
Andrew Waterman authored
-
Tim Newsome authored
Add interrupts to MulticoreRunHaltStepiTest.
-
Tim Newsome authored
Fixes #77.
-
- Sep 19, 2017
-
-
Tim Newsome authored
Just to hammer on anything at once, and hopefully catch weird interactions if they exist.
-
- Sep 16, 2017
-
-
Tim Newsome authored
-
- Sep 15, 2017
-
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Andrew Waterman authored
-
- Sep 13, 2017
-
-
Tim Newsome authored
Proper multicore support for debug tests
-
- Sep 02, 2017
-
-
Andrew Waterman authored
-
Tim Newsome authored
When compiling, define the number of harts. This means we only need to allocate a lot of stack if there are a lot of harts.
-
Tim Newsome authored
-
- Aug 29, 2017
-
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
On overloaded systems, when executing compare-sections, otherwise gdb might hit a timeout and the compare-sections code doesn't deal with it. (You get an error message complaining that 130 is not a valid hex digit.)
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
-
Tim Newsome authored
Targets now contain an array of harts. When running a regular test, one hart is selected to run the test on while the remaining harts are parked in a safe infinite loop. There's currently only one test that tests multicore behavior, but there could be more. The infrastructure should be able to support heterogeneous multicore, but I don't have a target like that to test with.
-
Tim Newsome authored
When a machine is very loaded, otherwise it could happen that we send the interrupt before the resume has actually happened.
-
- Aug 17, 2017
-
-
Palmer Dabbelt authored
Inform GCC that "sfence.vma" clobbers memory
-
Palmer Dabbelt authored
-
- Aug 15, 2017
-
-
Tim Newsome authored
I don't exactly understand why it has to be the way it is, but I just want it to work. Also fix a pylint complaint.
-
Megan Wachs authored
Debug: Usability Features
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-