Skip to content
GitLab
Unverified Commit 7e77eedc authored by Tim Newsome's avatar Tim Newsome Committed by GitHub
Browse files

Change memory address used in debug tests. (#422) 

https://github.com/riscv-software-src/riscv-isa-sim/pull/889 put a UART
at the address we were using in our 32-bit debug tests.
parent 1d03f2a8
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment