debug: Park unused harts with a cease instruction. (#434)

`cease` is not a standard RISC-V extension, but is (was?) implemented in
Rocket, and also exists in some SiFive cores. It's useful to test
OpenOCD behavior when a hart becomes unavailable.

See also https://github.com/chipsalliance/rocket-chip/issues/1868