Skip to content
GitLab
Commit 5ff7b723 authored by Megan Wachs's avatar Megan Wachs Committed by GitHub
Browse files

Merge pull request #52 from riscv/vcs_sim_cmd 

debug: Correct the calling for a 32-bit simulation target
parents 019192fe d74b266e
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment