Mask hideleg by mideleg

According to spec clarification:
https://github.com/riscv/riscv-isa-manual/pull/771

This has no functional effect today, because all the active bits of
hideleg are tied to 1 inside mideleg.