Skip to content
GitLab
Commit b3ef6f76 authored by Weiwei Li's avatar Weiwei Li
Browse files

Remove redundant RVE related check in cm.mva01s and cm.mvsa01 

r1s/r2s > 16 when r1sc/r1sc >2. This will also trigger illegal
instruction exception by CHECK_REG if RVE is enabled
parent 383dbd38
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment