Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv-software-src
riscv-isa-sim
Commits
ae7d2c30
Unverified
Commit
ae7d2c30
authored
Apr 11, 2022
by
Rupert Swarbrick
Committed by
GitHub
Apr 11, 2022
Browse files
Change processor_t to hold a pointer to an isa_parser_t (#973)
Before, it had another copy, which is a little unnecessary.
parent
168b4ea6
Changes
4
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment