Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv-software-src
riscv-isa-sim
Commits
7334b018
Commit
7334b018
authored
Jan 02, 2023
by
Jerry Zhao
Browse files
Fix debug-mode regression introduced by
20e7f536
- Debug mode should break the processor out of wfi - wfi in debug mode should execute as a nop
parent
4ac904b7
Changes
2
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment