Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
github.com
riscv-software-src
riscv-isa-sim
Commits
07530cb3
Commit
07530cb3
authored
Nov 29, 2022
by
YenHaoChen
Browse files
triggers: refactor: use CSR_MCONTROL_DMODE(xlen) instead of MCONTROL_DMODE(xlen)
parent
634d18bb
Changes
1
Hide whitespace changes
Inline
Side-by-side
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment