Skip to content
GitLab
Commit f99e7118 authored by Guillaume Revaillot's avatar Guillaume Revaillot
Browse files

stm32g0: lptim: add additional cr bits and cfgr2 reg.

parent 811aebf0
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment