RISC-V: Add vector registers in TARGET_CONDITIONAL_REGISTER_USAGE

gcc/ChangeLog:

	* config/riscv/riscv.cc (riscv_conditional_register_usage): Add vector
	registers.