Skip to content
GitLab
Commit f52e91d9 authored by Nandni Jamnadas's avatar Nandni Jamnadas Committed by NandGate
Browse files

CV32E40Pv2 General ALU Builtins Update 

	* gcc/config/riscv/corev.md: Changes in the output templates
	  to generate correct assemble operands.
parent 08dd5f65
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment