Commit 5507304c authored by Jeremy Bennett's avatar Jeremy Bennett
Browse files

Update operand constraint and tests for cv.shuffle.sci.h



gas/

	* testsuite/gas/riscv/cv-simd-march-fail.l: Update for
	cv.shuffle.sci.h which should error if more than 2 bits specified
	for the immediate to match architecture specification.
	* testsuite/gas/riscv/cv-simd-march-fail.s: Likewise.
	* testsuite/gas/riscv/cv-simd-march-xcvsimd.d: Likewise.
	* testsuite/gas/riscv/cv-simd-march-xcvsimd.s: Likewise.
	* testsuite/gas/riscv/cv-simd-shuffle-sci-h-fail.l: Likewise.
	* testsuite/gas/riscv/cv-simd-shuffle-sci-h-pass.d: Likewise.
	* testsuite/gas/riscv/cv-simd-shuffle-sci-h-pass.s: Likewise.

opcodes/

	* riscv-opc.c: Fix operand constraint for cv.shuffle.sci.h

Signed-off-by: default avatarJeremy Bennett <jeremy.bennett@embecosm.com>
parent 56c56156
Pipeline #2907 failed with stages
in 0 seconds
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment