- Sep 17, 2020
-
-
Kamil Rytarowski authored
Fixes the build after landing https://reviews.llvm.org/D87562
-
Stephan Herhut authored
Adds a pattern that replaces a chain of two tensor_cast operations by a single tensor_cast operation if doing so will not remove constraints on the shapes.
-
Kamil Rytarowski authored
Fixes the build after landing D87562.
-
Kamil Rytarowski authored
Fixes build on NetBSD/sparc64.
-
alex-t authored
Instruction combining pass turns library rotl implementation to llvm.fshl.i16. In the selection dag the intrinsic is turned to ISD::ROTL node that cannot be selected. Need to expand it to shifts again. Reviewed By: rampitec, arsenm Differential Revision: https://reviews.llvm.org/D87618
-
Kamil Rytarowski authored
Error out during build for unsupported CPU. Reviewed By: vitalybuka Differential Revision: https://reviews.llvm.org/D87602
-
Kamil Rytarowski authored
This fixes the clash with BSD headers. Reviewed By: vitalybuka Differential Revision: https://reviews.llvm.org/D87562
-
Simon Pilgrim authored
Already included in LiveDebugVariables.h
-
Simon Pilgrim authored
Already included in DwarfExpression.h
-
Simon Pilgrim authored
Already included in ValueList.h
-
Kamil Rytarowski authored
Avoid fallbacking to software emulated compiler atomics, that are usually provided by libatomic, which is not always present. This fixes the test on NetBSD, which does not provide libatomic in base. Reviewed By: vitalybuka Differential Revision: https://reviews.llvm.org/D87568
-
Simon Pilgrim authored
Already included in SafeStackLayout.h
-
jerryyin authored
Differential Revision: https://reviews.llvm.org/D87773
-
Simon Pilgrim authored
Move the include down to cpp files with an implicit dependency.
-
Yvan Roux authored
-
Florian Hahn authored
-
Kerry McLaughlin authored
This patch adds new ISD nodes, FCVTZS_MERGE_PASSTHRU & FCVTZU_MERGE_PASSTHRU, which are used to lower scalable vector FP_TO_SINT/FP_TO_UINT operations and the following intrinsics: - llvm.aarch64.sve.fcvtzu - llvm.aarch64.sve.fcvtzs Reviewed By: efriedma, paulwalker-arm Differential Revision: https://reviews.llvm.org/D87232
-
Georgii Rymar authored
When ELF header's `e_machine == 0`, we emit: ``` Machine: EM_NONE ``` We can avoid doing this, because yaml2obj sets the `e_machine` field to `EM_NONE` by default. Differential revision: https://reviews.llvm.org/D87829
-
Georgii Rymar authored
We have an issue with `ELFDumper<ELFT>::getSymbolSectionName`: 1) It is used deeply for both LLVM/GNU styles and might return LLVM-style only values to describe symbols: "Undefined", "Processor Specific", "Absolute", etc. 2) `getSymbolSectionName` is used by `getFullSymbolName` and these special values might appear in instead of symbol names in many places. This occurs for unnamed section symbols. It was not noticed because for most cases I've found it is unexpected to have an unnamed section symbol. This patch documents the existent behavior, adds tests and FIXMEs. Differential revision: https://reviews.llvm.org/D87763
-
Sanjay Patel authored
This is one (small) part of improving PR41312: https://llvm.org/PR41312 As shown there and in the smaller tests here, if we have some member of the reduction values that does not match the others, we want to push it to the end (bring the matching members forward and together). In the regression tests, we have 5 candidates for the 4 slots of the reduction. If the one "wrong" compare is grouped with the others, it prevents forming the ideal v4i1 compare reduction. Differential Revision: https://reviews.llvm.org/D87772
-
Jessica Clarke authored
D79916 changed the behaviour from -O2 to -O1 but the documentation was not updated to reflect this.
-
Simon Pilgrim authored
All of these forward declarations are fully defined in headers that are directly included.
-
Mikael Holmen authored
gcc 7.4 warns about it.
-
mydeveloperday authored
https://bugs.llvm.org/show_bug.cgi?id=47461 The following change {D80940} caused a regression in code which ifdef's around the try and catch block cause incorrect brace placement around the catch ``` try { } catch (...) { // This is not a small function bar = 1; } } ``` The brace after the catch will be placed on a newline Reviewed By: curdeius Differential Revision: https://reviews.llvm.org/D87291
-
Simon Pilgrim authored
Already included in MetadataLoader.h
-
Simon Pilgrim authored
Use forward declarations where possible, move includes down to SymbolizableObjectFile.cpp and avoid duplicate includes.
-
Sam Parker authored
Run update script on one test and add another.
-
David Spickett authored
This reverts commit c687af0c due to a test failure on Windows.
-
David Green authored
-
Simon Pilgrim authored
Already included in DwarfStringPool.h
-
Simon Pilgrim authored
Use forward declarations where possible, move includes down to DwarfFile.cpp and avoid duplicate includes.
-
David Green authored
-
Alex Zinenko authored
C API test uses FileCheck comments inside C code and needs to temporarily switch off clang-format to prevent it from messing with FileCheck directives. A recently landed commit forgot to turn it back on after a block of FileCheck comments. Fix that.
-
Nico Weber authored
-
Vincent Zhao authored
`swapId` used to be a static function in `AffineStructures.cpp`. This diff makes it accessible from the external world by turning it into a member function of `FlatAffineConstraints`. This will be very helpful for other projects that need to manipulate the content of `FlatAffineConstraints`. Differential Revision: https://reviews.llvm.org/D87766
-
Simon Pilgrim authored
Avoid unnecessary copies.
-
Simon Pilgrim authored
Method implementation no longer exists.
-
Simon Pilgrim authored
Method implementation no longer exists.
-
Jakub Lichman authored
ConvOp vectorization supports now only convolutions of static shapes with dimensions of size either 3(vectorized) or 1(not) as underlying vectors have to be of static shape as well. In this commit we add support for convolutions of any size as well as dynamic shapes by leveraging existing matmul infrastructure for tiling of both input and kernel to sizes accepted by the previous version of ConvOp vectorization. In the future this pass can be extended to take "tiling mask" as a user input which will enable vectorization of user specified dimensions. Differential Revision: https://reviews.llvm.org/D87676
-
Cullen Rhodes authored
This patch adds support for implicit casting between GNU vectors and SVE vectors when `__ARM_FEATURE_SVE_BITS==N`, as defined by the Arm C Language Extensions (ACLE, version 00bet5, section 3.7.3.3) for SVE [1]. This behavior makes it possible to use GNU vectors with ACLE functions that operate on VLAT. For example: typedef int8_t vec __attribute__((vector_size(32))); vec f(vec x) { return svasrd_x(svptrue_b8(), x, 1); } Tests are also added for implicit casting between GNU and fixed-length SVE vectors created by the 'arm_sve_vector_bits' attribute. This behavior makes it possible to use VLST with existing interfaces that operate on GNUT. For example: typedef int8_t vec1 __attribute__((vector_size(32))); void f(vec1); #if __ARM_FEATURE_SVE_BITS==256 && __ARM_FEATURE_SVE_VECTOR_OPERATORS typedef svint8_t vec2 __attribute__((arm_sve_vector_bits(256))); void g(vec2 x) { f(x); } // OK #endif The `__ARM_FEATURE_SVE_VECTOR_OPERATORS` feature macro indicates interoperability with the GNU vector extension. This is the first patch providing support for this feature, which once complete will be enabled by the `-msve-vector-bits` flag, as the `__ARM_FEATURE_SVE_BITS` feature currently is. [1] https://developer.arm.com/documentation/100987/latest Reviewed By: efriedma Differential Revision: https://reviews.llvm.org/D87607
-