[RISCV] Add isel pattern to turn (or (zext X), Y) into add.uw when X and Y are disjoint.

Improve code for -riscv-experimental-rv64-legal-i32.