[X86][SSE] Add add(shl(and(x,c1),c2),c3) test case with non-uniform shift value

As mentioned by @nikic on rGef5debac, we should merge the guaranteed top zero bits from the shifted value and min shift amount code so they can both set the high bits to zero.