Skip to content
GitLab
Commit fcd086ca authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[X86] canCreateUndefOrPoisonForTargetNode - SSE vector shifts handle out of bounds shift amounts 

SHL/SRL are guaranteed to fold to zero, SRA is guaranteed to fold to 'all sign bits'
parent 2171f341
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment