Skip to content
GitLab
Commit f90668c8 authored by sstwcw's avatar sstwcw
Browse files

[clang-format] Handle Verilog assign statements 

Reviewed By: MyDeveloperDay

Differential Revision: https://reviews.llvm.org/D146402
parent 0e01c3d2
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment