[GIsel][AArch64] Legalize <2 x i16> for G_INSERT_VECTOR_ELT (#65830)
Widen the vector elements to 64 bits to make sure it legal instead by clamping the number of elements. Depend on D153394. Fixes https://github.com/llvm/llvm-project/issues/63826
parent
70248920
Please register or sign in to comment