Skip to content
GitLab
Commit daa04130 authored by Jim Grosbach's avatar Jim Grosbach
Browse files

ARM encoding for VSWP got the second operand incorrect. 

Make the non-tied register operand names line up with what the base
class encoding handler expects.

rdar://11157236

llvm-svn: 153766
parent 74005ae6
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment