Skip to content
GitLab
Commit d093aee1 authored by zhongyunde 00443407's avatar zhongyunde 00443407 Committed by Zhongyunde
Browse files

[AArch64] Fix schedmodel pre/post-index loads and stores for TSV110 

Similar to D159254, this fixes the order of WriteAdr operands on
post/pre-inc loads/stores in the TSV110 scheduling model.
parent 2c1f37b3
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment