AMDGPU: Update the description of cache policy for buffer intrinsics, NFC (#87364)
Explicitly added gfx940, which has SC and NT bits. There must be better ways of documenting the cache policy. But this is what I can do now. Fixes: SWDEV-449810
parent
212b1a84
Please register or sign in to comment