[X86] (V)MPSADBW instructions can run on Port1 or Port5 for one uop stage
When we copied the IceLake model from the SkylakeServer model we missed this diff Confirmed with uops.info and Agner
parent
0858c906
Please register or sign in to comment