[InstCombine] Fix incorrect nneg inference on shift amount
Whether this is valid depends on the bit widths of the involved integers. Fixes https://github.com/llvm/llvm-project/issues/72927.
parent
a1652fdb
Please register or sign in to comment