[RISCV] Fix assertion when passing f64 vectors via integer registers

The vector arguments are split but assignments won't be pending.

Fixes #64645

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D157847