Skip to content
GitLab
Commit a6967361 authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[X86] Haswell/Broadwell - fix (V)ROUND*ri sched behaviours to use 2*Port1 

We were only using the Port23 memory ports and were missing the 2*Port1 uops entirely.

Confirmed by Agner + uops.info/uica
parent 6fa2d03b
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment