Skip to content
GitLab
Commit 9fdf21f3 authored by Craig Topper's avatar Craig Topper
Browse files

[RISCV] Add test cases for i8/i16 abs followed by zext. 

The andi, zext.h and slli+srli shift pairs at the end of the generated
output are unnecessary if the input is sign extended.
parent dbc92f59
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment